ADC Home > Reference Library > Technical Q&As > Legacy Documents > Hardware & Drivers >

Legacy Documentclose button

Important: This document is part of the Legacy section of the ADC Reference Library. This information should not be used for new development.

Current information on this Reference Library topic can be found here:

Verifying the PCI Interface

Q: I am currently verifying the PCI Interface in our custom ASIC for 2.0 Compliance. Target Scenario 2.6 requires that the IUT receive configuration cycles which burst two data phases. Currently our design does not support this. STOP# does not get asserted which causes the bus to hang.

Is this a real problem? Will the bridge ever initiate configuration cycles with multiple data phases?

A: Our PCI bridge (Bandit) for the new PCI PowerMac CPUs will only issue Configuration read and write cycles with ONE data phase.

[Jul 15 1995]

Did this document help you?
Yes: Tell us what works for you.
It’s good, but: Report typos, inaccuracies, and so forth.
It wasn’t helpful: Tell us what would have helped.