RAM Addressing
Signals A[0-12] on each SDRAM DIMM make up a 13-bit multiplexed address bus that can support several different sizes of SDRAM devices. Table 4-2 shows the address multiplexing modes used with the devices.
Table 4-2 Address multiplexing modes for SDRAM devices
|
Device size
|
Device
configuration
|
Size of row
address
|
Size of column
address
|
|
64 Mbits
|
4 M x 8 x 2
|
13
|
9
|
|
64 Mbits
|
2 M x 8 x 4
|
12
|
9
|
|
64 Mbits
|
2 M x 16 x 2
|
13
|
8
|
|
64 Mbits
|
2 M x 16 x 2
|
11
|
10
|
|
64 Mbits
|
1 M x 16 x 4
|
12
|
8
|
|
64 Mbits
|
1 M x 32 x 2
|
11
|
9
|
|
64 Mbits
|
512 K x 32 x 4
|
11
|
8
|
|
128 Mbits
|
4 M x 8 x 4
|
12
|
10
|
|
128 Mbits
|
2 M x 16 x 4
|
12
|
9
|
|
128 Mbits
|
1 M x 32 x 4
|
12
|
8
|
|
256 Mbits
|
8 M x 8 x 4
|
13
|
10
|
|
256 Mbits
|
4 M x 16 x 4
|
13
|
9
|
|
256 Mbits
|
2 M x 32 x 4
|
13
|
8
|
Copyright © 2001 Apple Computer, Inc. (Last Updated January 2, 2001)
ADC Home > Documentation > Hardware
> Power Mac G4 Developer Note